Massively Parallel Recon gurable System Architecture - POPA 1
نویسندگان
چکیده
In this paper we present a massively parallel reconngurable system architecture, POPA (POSTECH parallel computer). It uses a reconngurable interconnection network which can be dynamically controlled by software, providing the users with great exibility to choose the most eecient interconnection topology for their application. It consists of massive processing elements with MIMD architecture to exploit various types of massive parallelism, and they are organized in distributed memory mode to maintain high performance/cost ratio. In order to support fast I/O, it provides a pool of input and output devices which can be directly attached to the processing elements through the interconnection network. Also, the processing elements can be partitioned into multidomains of various size so that the system can be operated in a multiuser environment. Application softwares in a wide variety of computation intensive areas have been developed under user friendly programming environment with software tools for network connguration, job assignment, I/O management.
منابع مشابه
The MorphoSys Parallel Recon gurable System
This paper introduces MorphoSys, a parallel system-on-chip which combines a RISC processor with an array of coarse-grain recon gurable cells. MorphoSys integrates the exibility of general-purpose systems and high performance levels typical of application-speci c systems. The rst MorphoSys prototype is currently at an advanced stage of implementation and it will operate at 100 MHz. Simulation re...
متن کاملConstant Time Algorithms for Computing the Contour of Maximal Elements on the Recon gurable Mesh
Elements on the Recon gurable Mesh M. Manzur Murshed and Richard P. Brent Computer Sciences Lab, Research School of Information Sciences & Engg. The Australian National University, Canberra ACT 0200, Australia E-mail: fmurshed,[email protected] Abstract There has recently been an interest in the introduction of recon gurable buses to existing parallel architectures. Among them Recon gurable...
متن کاملDynamic reconfiguration of node location in wormhole networks
Several techniques have been developed to increase the performance of parallel computers. Recon®gurable networks can be used as an alternative to increase the performance. Network recon®guration can be carried out in dierent ways. Our research has focused on distributed memory systems with dynamic recon®guration of node location. Brie ̄y, this technique consists of positioning the processors in...
متن کاملReconngurable Computing: Architectures, Models and Algorithms Current Science: Special Section on Computational Science
ion Mapping Parameters Scheduling Figure 2: Traditional Design Synthesis Approach and the Model-based Approach One major problem in using FPGAs to speed-up a computation is the design process. The \standard CAD approach" used for digital design is typically employed (see Figure 2). The required functionality is speci ed at a high level of abstraction via an HDL or a schematic. FPGA libraries sp...
متن کاملMassively Parallel Wireless Reconfigurable Processor Architecture and Programming
We propose a massively parallel recon gurable processor architecture targetted for the implementation of advanced wireless communication algorithms that feature matrix computations. A design methodology for programming and con guring the processor architecture is developed. The design entry point is the space representation of the algorithm in Simulink. The Simulink description is parsed and th...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007